About this Course

12,996 recent views
Shareable Certificate
Earn a Certificate upon completion
100% online
Start instantly and learn at your own schedule.
Flexible deadlines
Reset deadlines in accordance to your schedule.
Intermediate Level

You should have a experience in digital design and C programming before taking this course, and also complete the first 3 courses in this series.

Approx. 29 hours to complete
English
Subtitles: English

Skills you will gain

Softcore Processor DesignProgrammable Logic Design
Shareable Certificate
Earn a Certificate upon completion
100% online
Start instantly and learn at your own schedule.
Flexible deadlines
Reset deadlines in accordance to your schedule.
Intermediate Level

You should have a experience in digital design and C programming before taking this course, and also complete the first 3 courses in this series.

Approx. 29 hours to complete
English
Subtitles: English

Offered by

Placeholder

University of Colorado Boulder

Start working towards your Master's degree

This course is part of the 100% online Master of Science in Electrical Engineering from University of Colorado Boulder. If you are admitted to the full program, your courses count towards your degree learning.

Syllabus - What you will learn from this course

Week
1

Week 1

9 hours to complete

Hands on: Altera MAX10 Hardware Setup

9 hours to complete
5 videos (Total 15 min), 3 readings, 8 quizzes
5 videos
Capstone Project: Starting FPGA Design1m
Board Setup and Test1m
Expected Outcomes for Module 15m
Tips for Success3m
3 readings
How to Purchase the DE10-Lite Development Kit10m
Module 1 Project Guide30m
Lab Notebook Template20m
1 practice exercise
Module 1 Quiz30m
Week
2

Week 2

8 hours to complete

Develop a Mixed Signal System

8 hours to complete
2 videos (Total 4 min), 1 reading, 4 quizzes
2 videos
Target Outcome for Module 22m
1 reading
Module 2 Project Guide1h
1 practice exercise
Module 2 Quiz30m
Week
3

Week 3

8 hours to complete

Create a System on a Chip with NIOS II

8 hours to complete
2 videos (Total 5 min), 1 reading, 3 quizzes
2 videos
Target Outcome for Module 33m
1 reading
Module 3 Project Guide1h
1 practice exercise
Module 3 Quiz30m
Week
4

Week 4

5 hours to complete

Software for a System on a Chip

5 hours to complete
2 videos (Total 5 min), 1 reading, 3 quizzes
2 videos
What to Expect from Module 43m
1 reading
Module 4 Project Guide1h
1 practice exercise
Module 4 Quiz30m

About the FPGA Design for Embedded Systems Specialization

The objective of this course is to acquire proficiency with Field Programmable Gate Arrays (FPGA)s for the purpose of creating prototypes or products for a variety of applications. Although FPGA design can be a complex topic, we will introduce it so that, with a little bit of effort, the basic concepts will be easily learned, while also providing a challenge for the more experienced designer. We will explore complexities, capabilities and trends of Field Programmable Gate Arrays (FPGA) and Complex Programmable Logic Devices (CPLD). Conception, design, implementation, and debugging skills will be practiced. We will learn specifics around embedded IP and processor cores, including tradeoffs between implementing versus acquiring IP. Projects will involve the latest software and FPGA development tools and hardware platforms to help develop a broad perspective of the capabilities of various Programmable SoC solutions. Topics include: Verilog, VHDL, and RTL design for FPGA and CPLD architectures FPGA development tools flow: specify, synthesize, simulate, compile, program and debug Configurable embedded processors and embedded software Use of soft-core and hard-core processors and OS options FPGA System engineering, software-hardware integration, and testing IP development and incorporating 3rd-party IP The capstone course will give the learner the opportunity to practice and implement the concepts covered by building FPGA systems based on low cost evaluation boards....
FPGA Design for Embedded Systems

Frequently Asked Questions

More questions? Visit the Learner Help Center.