Hardware Description Languages for FPGA Design
Completed by Gavin Andrews
December 19, 2019
36 hours (approximately)
Gavin Andrews's account is verified. Coursera certifies their successful completion of Hardware Description Languages for FPGA Design
What you will learn
Explain the role of HDLs in design entry and verification for FPGAs and ASICs
Utilize HDL software tools for FPGA development
Skills you will gain
- Category: Verification And Validation
- Category: System Design and Implementation
- Category: Computational Logic
- Category: Programming Principles
- Category: Computer Programming
- Category: Development Testing
- Category: Electrical and Computer Engineering
- Category: Test Tools
- Category: Application Specific Integrated Circuits
- Category: Test Case
- Category: Simulations
- Category: Field-Programmable Gate Array (FPGA)
