Hardware Description Languages for FPGA Design
Completed by Eddy Zhong
February 12, 2021
36 hours (approximately)
Eddy Zhong's account is verified. Coursera certifies their successful completion of Hardware Description Languages for FPGA Design
What you will learn
Explain the role of HDLs in design entry and verification for FPGAs and ASICs
Utilize HDL software tools for FPGA development
Skills you will gain
- Category: Test Tools
- Category: Debugging
- Category: Test Case
- Category: Programming Principles
- Category: Simulation and Simulation Software
- Category: Electrical and Computer Engineering
- Category: Hardware Design
- Category: Simulations
- Category: Field-Programmable Gate Array (FPGA)
- Category: Verification And Validation
- Category: Application Specific Integrated Circuits
- Category: Test Script Development
