Hardware Description Languages for FPGA Design
Completed by Eddy Zhong
February 12, 2021
36 hours (approximately)
Eddy Zhong's account is verified. Coursera certifies their successful completion of Hardware Description Languages for FPGA Design
What you will learn
Explain the role of HDLs in design entry and verification for FPGAs and ASICs
Utilize HDL software tools for FPGA development
Skills you will gain
- Category: Hardware Design
- Category: Test Case
- Category: Electronics Engineering
- Category: Application Specific Integrated Circuits
- Category: Systems Design
- Category: Verification And Validation
- Category: Functional Testing
- Category: Embedded Systems
- Category: Field-Programmable Gate Array (FPGA)
- Category: Computer Programming
- Category: Electronics
- Category: Simulation and Simulation Software
